{"id":44271,"date":"2023-09-18T15:34:00","date_gmt":"2023-09-18T07:34:00","guid":{"rendered":"https:\/\/www.ioiotimes.com\/?p=44271"},"modified":"2023-09-19T00:35:11","modified_gmt":"2023-09-18T16:35:11","slug":"%e8%8b%b1%e7%89%b9%e7%88%be%e6%8b%93%e5%b1%95fpga%e7%94%a2%e5%93%81%e7%b5%84%e5%90%88%ef%bc%8c%e9%80%b2%e4%b8%80%e6%ad%a5%e5%88%86%e4%ba%ab%e6%9c%89%e9%97%9c%e6%8b%93%e5%b1%95fpga%e7%94%a2%e5%93%81","status":"publish","type":"post","link":"https:\/\/www.ioiotimes.com\/?p=44271","title":{"rendered":"\u82f1\u7279\u723e\u62d3\u5c55FPGA\u7522\u54c1\u7d44\u5408\uff0c\u9032\u4e00\u6b65\u5206\u4eab\u6709\u95dc\u62d3\u5c55FPGA\u7522\u54c1\u7d44\u5408\u7684\u7d30\u7bc0\u63d0\u4f9b\u5b8c\u6574\u7684\u89e3\u6c7a\u65b9\u6848\uff0c\u6eff\u8db3\u4e0d\u540c\u5e02\u5834\u7684\u9700\u6c42"},"content":{"rendered":"\n

\u70ba\u4e86\u6eff\u8db3\u5ba2\u6236\u4e0d\u65b7\u6210\u9577\u7684\u9700\u6c42\uff0c\u82f1\u7279\u723e\u62d3\u5c55 Intel Agilex\u00ae FPGA \u7522\u54c1\u7d44\u5408\uff0c\u4e26\u64f4\u5927\u53ef\u7a0b\u5f0f\u5316\u89e3\u6c7a\u65b9\u6848\u4e8b\u696d\u90e8\uff08PSG\uff09\u7684\u7522\u54c1\u7dda\uff0c\u85c9\u6b64\u6eff\u8db3\u5f37\u5316AI\u529f\u80fd\u7b49\u6210\u9577\u4e2d\u7684\u5ba2\u88fd\u5316\u5de5\u4f5c\u8ca0\u8f09\u9700\u6c42\uff0c\u4e26\u63d0\u4f9b\u66f4\u4f4e\u7684\u7e3d\u64c1\u6709\u6210\u672c\uff08TCO\uff09\u548c\u66f4\u5b8c\u6574\u7684\u89e3\u6c7a\u65b9\u6848\u3002\u9019\u4e9b\u65b0\u7522\u54c1\u548c\u6280\u8853\u5c07\u662f\u7f8e\u570b\u6642\u9593 9 \u6708 18 \u65e5\u6240\u8209\u884c Intel\u00ae FPGA Technology Day\uff08IFTD\uff09\u7684\u7126\u9ede\uff0c\u786c\u9ad4\u5de5\u7a0b\u5e2b\u3001\u8edf\u9ad4\u958b\u767c\u8005\u548c\u7cfb\u7d71\u67b6\u69cb\u5e2b\u80fd\u5920\u8207\u73fe\u5834\u7684\u82f1\u7279\u723e\u53ca\u5408\u4f5c\u5925\u4f34\u5c08\u5bb6\u9032\u884c\u4ea4\u6d41\u3002<\/p>\n\n\n\n

\u300c\u82f1\u7279\u723e\u65bc\u4eca\u5e74<\/em>1<\/em>\u6708\u5ba3\u5e03\u62d3\u5c55<\/em>Agilex<\/em>\u7522\u54c1\u7d44\u5408\uff0c\u5c07<\/em>Agilex FPGA<\/em>\u5099\u53d7\u80af\u5b9a\u7684\u512a\u52e2\u5e36\u7d66\u66f4\u591a\u5ba2\u6236\u3002\u82f1\u7279\u723e\u8feb\u4e0d\u53ca\u5f85\u5728<\/em>IFTD<\/em>\u5e74\u5ea6\u76db\u6703\u5411\u5ba2\u6236\u548c\u5408\u4f5c\u5925\u4f34\u5206\u4eab\u6700\u65b0\u7684<\/em>FPGA<\/em>\u7522\u54c1\u7dda\uff0c\u4e26\u8a73\u76e1\u4ecb\u7d39\u9019\u4e9b\u7522\u54c1\u5982\u4f55\u52a0\u901f\u53ef\u7a0b\u5f0f\u5316\u5275\u65b0\u7684\u6a5f\u6703\u3002\u300d<\/em><\/em><\/p>\n\n\n\n

\uff0dShannon Poulin\uff0c\u82f1\u7279\u723e\u516c\u53f8\u526f\u7e3d\u88c1\u66a8\u53ef\u7a0b\u5f0f\u5316\u89e3\u6c7a\u65b9\u6848\u4e8b\u696d\u90e8\u7e3d\u7d93\u7406<\/p>\n\n\n\n

FPGA \u5728\u82f1\u7279\u723e\u7522\u54c1\u7d44\u5408\u4e2d\u626e\u6f14\u8457\u91cd\u8981\u7684\u89d2\u8272\uff0c\u70ba\u56b4\u82db\u7684\u61c9\u7528\u548c\u5de5\u4f5c\u8ca0\u8f09\u63d0\u4f9b\u9748\u6d3b\u3001\u5ba2\u88fd\u5316\u7684\u5e73\u53f0\u529f\u80fd\u3002\u900f\u904e\u4e00\u7cfb\u5217\u6676\u7247\u3001IP \u548c\u8edf\u9ad4\u7684 AI \u529f\u80fd\uff0cIntel FPGA \u89e3\u6c7a\u5ba2\u6236\u5f9e\u96f2\u7aef\u5230\u908a\u7de3\u7684\u5404\u9805\u6311\u6230\u3002<\/p>\n\n\n\n

\u82f1\u7279\u723e\u7684\u6700\u65b0\u6d88\u606f\u8868\u793a\uff0c\u6b63\u9010\u6b65\u52a0\u5f37\u5c0d\u65bc FPGA \u7522\u54c1\u7d44\u5408\u7684\u6295\u8cc7\u529b\u9053\u30022023 \u5e74\u8fc4\u4eca\u70ba\u6b62\uff0c\u82f1\u7279\u723e\u5df2\u63a8\u51fa\u9810\u8a08 15 \u6b3e\u65b0\u7522\u54c1\u7576\u4e2d\u7684 11 \u6b3e\uff0c\u82f1\u7279\u723e FPGA \u696d\u52d9\u63a8\u51fa\u7684\u65b0\u7522\u54c1\u6bd4\u4e4b\u524d\u4efb\u4f55\u6642\u5019\u90fd\u9084\u8981\u591a\u3002\u5982\u540c 2023 \u5e74\u7b2c 2 \u5b63\u8ca1\u5831\u6703\u8b70\u4e0a\u6240\u62ab\u9732\uff0c\u82f1\u7279\u723e PGS \u4e8b\u696d\u55ae\u4f4d\u7684\u6536\u76ca\u5e74\u589e\u7387\u9054 35\uff05\uff0c\u9023\u7e8c\u7b2c 3 \u5b63\u5275\u4e0b\u6b77\u53f2\u65b0\u9ad8\u3002<\/p>\n\n\n\n

\"\"
\u25b22023\u5e74\u8fc4\u4eca\u70ba\u6b62\uff0c\u82f1\u7279\u723e\u5df2\u63a8\u51fa\u9810\u8a0815\u6b3e\u65b0\u7522\u54c1\u7576\u4e2d\u768411\u6b3e\uff0c\u82f1\u7279\u723eFPGA\u696d\u52d9\u63a8\u51fa\u7684\u65b0\u7522\u54c1\u6bd4\u4e4b\u524d\u4efb\u4f55\u6642\u5019\u90fd\u9084\u8981\u591a<\/figcaption><\/figure>\n\n\n\n

<\/p>\n\n\n\n

\u82f1\u7279\u723e\u8a31\u4e0b\u4ee5 FPGA \u6eff\u8db3\u53ef\u7a0b\u5f0f\u5316\u908f\u8f2f\u5404\u7b49\u7d1a\u9700\u6c42\u7684\u627f\u8afe\uff0c\u62d3\u5c55\u5f8c\u7684 Intel Agilex \u7522\u54c1\u7d44\u5408\u5305\u542b\u5354\u52a9\u958b\u767c\u8005\u66f4\u5feb\u901f\u5730\u6253\u9020\u89e3\u6c7a\u65b9\u6848\u7684\u529f\u80fd\u5347\u7d1a\u3002\u82f1\u7279\u723e\u9084\u6b63\u5f0f\u958b\u6e90 Open FPGA Stack\uff08OFS\uff09\uff0c\u642d\u914d\u9996\u6b3e\u4f7f\u7528\u82f1\u7279\u723e F2000X \u57fa\u790e\u8a2d\u65bd\u8655\u7406\u5668\uff08IPU\uff09\u548c\u65b0\u6b3e Nios\u00ae V \u8655\u7406\u5668\u7684\u91cf\u7522\u578b\u8f49\u63a5\u5361\u3002<\/p>\n\n\n\n

\"\"
\u25b2\u82f1\u7279\u723e\u8a31\u4e0b\u900f\u904eFPGA\u6eff\u8db3\u53ef\u7a0b\u5f0f\u5316\u908f\u8f2f\u5404\u7b49\u7d1a\u9700\u6c42\u7684\u627f\u8afe\uff0c\u62d3\u5c55\u5f8c\u7684Intel Agilex\u7522\u54c1\u7d44\u5408\u5305\u542b\u5354\u52a9\u958b\u767c\u8005\u66f4\u5feb\u901f\u5730\u6253\u9020\u89e3\u6c7a\u65b9\u6848\u7684\u529f\u80fd\u5347\u7d1a<\/figcaption><\/figure>\n\n\n\n

<\/p>\n\n\n\n

l\u00a0\u00a0\u00a0Intel Agilex\u00ae 3 FPGA <\/strong>\u7cfb\u5217\u8a73\u7d30\u8cc7\u8a0a\uff1a<\/strong>Intel Agilex 3 \u88dd\u7f6e\u662f\u5c08\u70ba\u529f\u8017\u548c\u6210\u672c\u6700\u4f73\u5316\u7684 FPGA\uff0c\u64c1\u6709\u5c0f\u5de7\u7684\u5916\u578b\u898f\u683c\u3002\u5b83\u5011\u662f\u91dd\u5c0d\u5e02\u5834\u4e0a\u4e00\u7cfb\u5217\u61c9\u7528\u6240\u8a2d\u8a08\u7684\u57fa\u790e\u69cb\u4ef6\uff0c\u4f8b\u5982\u7cfb\u7d71\u2215\u677f\u8f09\u76e3\u63a7\u548c\u7ba1\u7406\u3001\u8996\u8a0a\u548c\u5f71\u50cf\u3001\u5354\u5b9a\u64f4\u5c55\u3001\u53ef\u651c\u5f0f\u6210\u50cf\u548c\u986f\u793a\u3001\u611f\u6e2c\u5668\u878d\u5408\u3001\u50b3\u52d5\u3001\u6a5f\u5668\u4eba I\/O \u64f4\u5c55\u7b49\u3002\u82f1\u7279\u723e\u5728\u7f8e\u570b\u6642\u9593 9 \u6708 14 \u65e5\u63ed\u66c9\u95dc\u65bc 2 \u6b3e\u5168\u65b0 Intel Agilex 3 FPGA \u7cfb\u5217\uff1aB \u7cfb\u5217\u548c C \u7cfb\u5217\u7684\u76f8\u95dc\u8cc7\u8a0a\u3002<\/p>\n\n\n\n

o\u00a0\u00a0\u00a0\u00a0\u00a0B <\/strong>\u7cfb\u5217<\/strong> FPGA \u76f8\u8f03 Intel MAX\u00ae 10 FPGA \u5916\u578b\u66f4\u70ba\u5c0f\u5de7\u3001I\/O \u5bc6\u5ea6\u66f4\u9ad8\u3001\u529f\u8017\u66f4\u4f4e\u3002B \u7cfb\u5217 FPGA \u4e3b\u8981\u91dd\u5c0d\u4e3b\u6a5f\u677f\u53ca\u7cfb\u7d71\u7ba1\u7406\uff0c\u5305\u542b\u4f3a\u670d\u5668\u5e73\u53f0\u7ba1\u7406\uff08PFM\uff09\u61c9\u7528\u3002<\/p>\n\n\n\n

o\u00a0\u00a0\u00a0\u00a0\u00a0C <\/strong>\u7cfb\u5217<\/strong> FPGA \u70ba\u4e00\u7cfb\u5217 CPLD \u548c FPGA \u7b49\u61c9\u7528\u63d0\u4f9b\u66f4\u591a\u529f\u80fd\uff0c\u9069\u7528\u65bc\u5404\u7a2e\u5782\u76f4\u5e02\u5834\u3002<\/p>\n\n\n\n

l\u00a0\u00a0\u00a0Intel Agilex\u00ae 5 FPGA E <\/strong>\u7cfb\u5217\u5148\u671f\u8a66\u7528\u8a08\u756b\uff1a<\/strong>Intel Agilex 5 FPGA E \u7cfb\u5217\u70ba\u5d4c\u5165\u5f0f\u908a\u7de3\u61c9\u7528\u63d0\u4f9b\u5177\u6210\u672c\u6548\u76ca\u7684\u529f\u8017\u548c\u6548\u80fd\u3002\u8207 16nm \u7bc0\u9ede\u7684\u7af6\u722d\u5c0d\u624b\u76f8\u6bd4\uff0cE \u7cfb\u5217 FPGA \u7684\u6bcf\u74e6\u6548\u80fd\u6700\u9ad8\u9054 1.6 \u500d1<\/sup>\u3002\u8a72\u7cfb\u5217 FPGA \u4f7f\u7528\u7b2c 2 \u4ee3 Intel\u00ae Hyperflex\u2122 FPGA \u67b6\u69cb\u548c Intel 7 \u88fd\u7a0b\u6280\u8853\uff0c\u6700\u4f73\u5316\u96fb\u6676\u9ad4\u7684\u6bcf\u74e6\u6548\u80fd\uff0c\u63d0\u5347\u529f\u8017\u8868\u73fe\u3002Intel Agilex 5 FPGA \u548c SoC \u4f7f\u7528\u82f1\u7279\u723e\u524d\u4e00\u4ee3\u9ad8\u968e\u7522\u54c1\u65bc\u696d\u754c\u9996\u5275\u7684 AI \u5f35\u91cf\u529f\u80fd\u5340\u584a\uff0c\u5c07\u5176\u5c0e\u5165 Agilex 5 FPGA \u7684\u4e2d\u968e FPGA\uff0c\u4f7f\u5176\u6210\u70ba\u908a\u7de3AI\u61c9\u7528\u7684\u7406\u60f3\u4e4b\u9078\u3002\u4f5c\u70ba\u5148\u671f\u8a66\u7528\u8a08\u756b\u7684\u5176\u4e2d\u4e00\u90e8\u5206\uff0c\u82f1\u7279\u723e\u6b63\u8207\u591a\u5bb6\u5ba2\u6236\u5408\u4f5c\u8a2d\u8a08 E \u7cfb\u5217\u88dd\u7f6e\uff0c\u4e26\u8a08\u756b\u65bc 2023 \u5e74\u7b2c 4 \u5b63\u958b\u59cb\u5411\u5148\u671f\u8a66\u7528\u8a08\u756b\u5ba2\u6236\u63d0\u4f9b\u6a23\u54c1\u3002\u82f1\u7279\u723e\u5c07\u5728 2024 \u5e74\u7b2c 1 \u5b63\u958b\u59cb\u5411\u5ba2\u6236\u5ee3\u6cdb\u63d0\u4f9bE\u7cfb\u5217\u5de5\u7a0b\u6a23\u54c1\uff0c\u540c\u6642\u5168\u9762\u63d0\u4f9b\u8a2d\u8a08\u8edf\u9ad4\u3002SIMICS \u662f\u500b\u5b8c\u6574\u7684\u7cfb\u7d71\u6a21\u64ec\u5668\uff0c\u53ef\u7528\u65bc\u524d\u671f\u548c\u5f8c\u671f\u7684\u6676\u7247\u8edf\u9ad4\u958b\u767c\u3001\u6e2c\u8a66\u548c\u7cfb\u7d71\u6574\u5408\uff0c\u5c07\u65bc 2023 \u5e74\u7b2c 4 \u5b63\u5411 Agilex 5 \u5168\u9762\u958b\u653e\u3002<\/p>\n\n\n\n

l\u00a0\u00a0\u00a0\u5177\u5099 <\/strong>R-Tile <\/strong>\u7684 <\/strong>Intel Agilex\u00ae 7 FPGA <\/strong>\u63a8\u51fa <\/strong>CXL 2.0 IP <\/strong>\u529f\u80fd\uff1a<\/strong>\u5177\u5099 R-Tile \u7684 Intel Agilex 7 FPGA \u65bc 2023 \u5e74 5 \u6708\u63a8\u51fa\uff0c\u8207\u5176\u5b83 FPGA \u7af6\u54c1\u76f8\u6bd4\uff0c\u5176\u5177\u5099\u9818\u5148\u7684\u6280\u8853\u529f\u80fd\u3001\u5feb\u9054 2 \u500d\u7684 PCIe 5.0 \u983b\u5bec\u3001\u6bcf\u57e0 CXL \u983b\u5bec\u66f4\u9ad8\u9054 4 \u500d\u3002Intel Agilex 7 FPGA \u53ef\u7d44\u614b\u548c\u53ef\u64f4\u5c55\u7684\u67b6\u69cb\uff0c\u8b93\u5ba2\u6236\u80fd\u5920\u6839\u64da\u5176\u9700\u6c42\uff0c\u4ee5\u786c\u9ad4\u7684\u901f\u5ea6\u5927\u898f\u6a21\u5730\u5feb\u901f\u90e8\u7f72\u5ba2\u88fd\u5316\u6280\u8853\uff0c\u9032\u800c\u964d\u4f4e\u6574\u9ad4\u8a2d\u8a08\u6210\u672c\u548c\u958b\u767c\u6d41\u7a0b\u3001\u52a0\u5feb\u57f7\u884c\u901f\u5ea6\u3001\u5be6\u73fe\u6700\u4f73\u7684\u8cc7\u6599\u4e2d\u5fc3\u6548\u80fd\u3002<\/p>\n\n\n\n

l\u00a0\u00a0\u00a0\u63a8\u51fa <\/strong>Open FPGA Stack<\/strong>\uff08<\/strong>OFS<\/strong>\uff09\u958b\u653e\u539f\u59cb\u78bc\uff1a<\/strong>\u958b\u767c\u8005\u5982\u4eca\u53ef\u4ee5\u5168\u9762\u53d6\u5f97\u958b\u653e\u539f\u59cb\u78bcOpen FPGA Stack\uff08OFS\uff09\u7684\u786c\u9ad4\u7de8\u78bc\u3001\u8edf\u9ad4\u7de8\u78bc\u548c\u6280\u8853\u6587\u4ef6\uff0c\u9032\u884c\u5e73\u53f0\u548c\u5de5\u4f5c\u8ca0\u8f09\u958b\u767c\u3002\u958b\u653e\u539f\u59cb\u78bcOFS\u652f\u63f4Intel Agilex FPGA\u548cIntel\u00ae Stratix\u00ae 10 FPGA\uff0c\u8b93\u786c\u9ad4\u548c\u8edf\u9ad4\u958b\u767c\u8005\u80fd\u5920\u5229\u7528\u5176\u529f\u80fd\u958b\u767c\u89e3\u6c7a\u65b9\u6848\u3002\u5305\u542bBittWare\u3001Hitek Systems\u3001SigmaX\u5728\u5167\u7684\u5408\u4f5c\u5925\u4f34\uff0c\u5df2\u65bc\u76ee\u524d\u63a8\u51fa\u4f7f\u7528OFS\u7684\u53ef\u90e8\u7f72\u5e73\u53f0\u548c\u61c9\u7528\u7522\u54c1\u3002<\/p>\n\n\n\n

l\u00a0\u00a0\u00a0\u63a8\u51fa\u9996\u6b3e\u4f7f\u7528 <\/strong>F2000X IPU <\/strong>\u7684\u91cf\u7522\u578b\u8f49\u63a5\u5361\uff1a<\/strong>\u63a1\u7528\u57fa\u790e\u8a2d\u65bd\u8655\u7406\u5668\uff08IPC\uff09\u7684\u901f\u5ea6\u6b63\u63d0\u5347\u7576\u4e2d\uff0c\u65b0\u6b3e\u89e3\u6c7a\u65b9\u6848\u5c07\u9678\u7e8c\u4e0a\u5e02\uff0cSmartNIC \u548c IPU \u9818\u5148\u4f9b\u61c9\u5546 Napatech \u5982\u4eca\u5df2\u516c\u958b\u4e0a\u5e02\u91cf\u7522\u578b\u8f49\u63a5\u5361\u3002Napatech \u7684 F2070X IPU \u91cf\u7522\u578b\u8f49\u63a5\u5361\u80fd\u5920\u6539\u5584\u96f2\u7aef\u548c\u7db2\u8def\u61c9\u7528\u7684\u7e3d\u64c1\u6709\u6210\u672c\u3002<\/p>\n\n\n\n

l\u00a0\u00a0\u00a0\u63a8\u51fa <\/strong>Nios<\/strong>\u00ae\u00a0V\/c <\/strong>\u5c0f\u578b\u5fae\u63a7\u5236\u5668\uff1a<\/strong>\u82f1\u7279\u723e\u65bc Nios V \u7522\u54c1\u7dda\u4e2d\u63a8\u51fa\u65b0\u6b3e\u8655\u7406\u5668\uff1aNios V\/c \u5c0f\u578b\u5fae\u63a7\u5236\u5668\u3002Nios V\/c \u8655\u7406\u5668\u662f\u6b3e\u63a1\u7528\u958b\u653e\u539f\u59cb\u78bc\u696d\u754c\u6a19\u6e96 RISC-V \u67b6\u69cb\u7684\u514d\u8cbb\u3001soft-core IP\u3002\u9019\u6b3e\u5fae\u63a7\u5236\u5668\u6700\u521d\u5c07\u652f\u63f4 Intel\u00ae Quartus\u00ae Prime Pro \u8edf\u9ad4\u4e2d\u6240\u6709\u7684\u88dd\u7f6e\uff0c\u672a\u4f86\u5247\u8a08\u756b\u652f\u63f4 Quartus Prime Standard \u8edf\u9ad4\u4e2d\u7684\u773e\u591a\u88dd\u7f6e\u3002Quartus Prime \u662f\u6b3e\u53ef\u7a0b\u5f0f\u5316\u908f\u8f2f\u88dd\u7f6e\u8a2d\u8a08\u8edf\u9ad4\u3002\u5ba2\u6236\u5c07\u53ef\u7372\u53d6\u4e0d\u53d7\u9650\u5236\u3001\u5feb\u901f\u767c\u5c55\u3001\u53cd\u61c9\u8fc5\u901f\u7684\u751f\u614b\u7cfb\u548c\u89e3\u6c7a\u65b9\u6848\uff0c\u8b93\u5ba2\u6236\u7684\u8a2d\u8a08\u66f4\u5bb9\u6613\u63a8\u5411\u5e02\u5834\u3002<\/p>\n\n\n\n

<\/p>\n\n\n\n

\ud83d\udfe6\u73fe\u5728\u5c31\u52a0\u5165 ioioTIMES \u81c9\u66f8\u7c89\u7d72\u5718<\/a> \u66f4\u591a\u4e92\u52d5\u3001\u66f4\u591a\u597d\u5eb7\u650f\u62b5\u52a0!!<\/strong>
\ud83d\udfe6\u6211\u5011\u6709LINE TODAY<\/a>\u983b\u9053\u4e86\uff0c\u5feb\u4f86\u8ffd\u8e2a\u6211\u5011\u5427!!–\u6700\u65b0\u79d1\u6280\u65b0\u805e \u76e1\u5728\u4f60\u624b<\/strong><\/h4>\n\n\n\n

<\/p>\n","protected":false},"excerpt":{"rendered":"

\u70ba\u4e86\u6eff\u8db3\u5ba2\u6236\u4e0d\u65b7\u6210\u9577\u7684\u9700\u6c42\uff0c\u82f1\u7279\u723e\u62d3<\/p>\n","protected":false},"author":3,"featured_media":44274,"comment_status":"closed","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"rank_math_lock_modified_date":false,"footnotes":""},"categories":[13],"tags":[580,6051,34,126],"class_list":["post-44271","post","type-post","status-publish","format-standard","has-post-thumbnail","hentry","category-news","tag-focus","tag-fpga","tag-intel","tag-126"],"_links":{"self":[{"href":"https:\/\/www.ioiotimes.com\/index.php?rest_route=\/wp\/v2\/posts\/44271"}],"collection":[{"href":"https:\/\/www.ioiotimes.com\/index.php?rest_route=\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/www.ioiotimes.com\/index.php?rest_route=\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/www.ioiotimes.com\/index.php?rest_route=\/wp\/v2\/users\/3"}],"replies":[{"embeddable":true,"href":"https:\/\/www.ioiotimes.com\/index.php?rest_route=%2Fwp%2Fv2%2Fcomments&post=44271"}],"version-history":[{"count":4,"href":"https:\/\/www.ioiotimes.com\/index.php?rest_route=\/wp\/v2\/posts\/44271\/revisions"}],"predecessor-version":[{"id":44400,"href":"https:\/\/www.ioiotimes.com\/index.php?rest_route=\/wp\/v2\/posts\/44271\/revisions\/44400"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/www.ioiotimes.com\/index.php?rest_route=\/wp\/v2\/media\/44274"}],"wp:attachment":[{"href":"https:\/\/www.ioiotimes.com\/index.php?rest_route=%2Fwp%2Fv2%2Fmedia&parent=44271"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/www.ioiotimes.com\/index.php?rest_route=%2Fwp%2Fv2%2Fcategories&post=44271"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/www.ioiotimes.com\/index.php?rest_route=%2Fwp%2Fv2%2Ftags&post=44271"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}