{"id":32402,"date":"2023-05-26T09:20:00","date_gmt":"2023-05-26T01:20:00","guid":{"rendered":"https:\/\/www.ioiotimes.com\/?p=32402"},"modified":"2023-05-26T11:22:34","modified_gmt":"2023-05-26T03:22:34","slug":"%e8%8b%b1%e7%89%b9%e7%88%be%e6%8e%a8%e5%87%ba%e5%85%b7%e5%82%99r-tile%e7%9a%84agilex-7-fpga%ef%bc%8c%e7%82%ba%e9%a6%96%e6%ac%be%e6%94%af%e6%8f%b4pcie-5-0%e5%92%8ccxl%e5%8a%9f%e8%83%bd%e7%9a%84fpga","status":"publish","type":"post","link":"https:\/\/www.ioiotimes.com\/?p=32402","title":{"rendered":"\u82f1\u7279\u723e\u63a8\u51fa\u5177\u5099R-Tile\u7684Agilex 7 FPGA\uff0c\u70ba\u9996\u6b3e\u652f\u63f4PCIe 5.0\u548cCXL\u529f\u80fd\u7684FPGA"},"content":{"rendered":"\n<h3 class=\"wp-block-heading\">\u82f1\u7279\u723e\u7121\u7e2b\u6574\u5408\u6700\u9ad8\u983b\u5bec\u7684\u8655\u7406\u5668\u4ecb\u9762\uff0c\u5354\u52a9\u5ba2\u6236\u52a0\u901f\u5de5\u4f5c\u8ca0\u8f09<\/h3>\n\n\n\n<figure class=\"wp-block-image size-large\"><img loading=\"lazy\" decoding=\"async\" width=\"1024\" height=\"576\" src=\"https:\/\/www.ioiotimes.com\/wordpress\/wp-content\/uploads\/2023\/05\/20230526-intel01-1024x576.jpg\" alt=\"\" class=\"wp-image-32404\" title=\"\" srcset=\"https:\/\/www.ioiotimes.com\/wordpress\/wp-content\/uploads\/2023\/05\/20230526-intel01-1024x576.jpg 1024w, https:\/\/www.ioiotimes.com\/wordpress\/wp-content\/uploads\/2023\/05\/20230526-intel01-300x169.jpg 300w, https:\/\/www.ioiotimes.com\/wordpress\/wp-content\/uploads\/2023\/05\/20230526-intel01-768x432.jpg 768w, https:\/\/www.ioiotimes.com\/wordpress\/wp-content\/uploads\/2023\/05\/20230526-intel01.jpg 1200w\" sizes=\"(max-width: 1024px) 100vw, 1024px\" \/><figcaption class=\"wp-element-caption\">\u25b2\u82f1\u7279\u723e\u5ba3\u5e03\u5927\u91cf\u51fa\u8ca8\u5177\u5099R-Tile\u5c0f\u6676\u7247\u7684Intel Agilex 7\uff0c\u9019\u6b3eFPGA\u662f\u9996\u6b3e\u5177\u5099PCIe 5.0\u548cCXL\u529f\u80fd\u7684\u7522\u54c1\uff0c\u4e5f\u662f\u552f\u4e00\u652f\u63f4\u9019\u4e9b\u4ecb\u9762\u7684\u786c\u6027\u667a\u8ca1FPGA<\/figcaption><\/figure>\n\n\n\n<p><\/p>\n\n\n\n<p>\u82f1\u7279\u723e\u53ef\u7a0b\u5f0f\u5316\u89e3\u6c7a\u65b9\u6848\u4e8b\u696d\u90e8\u65bc 23 \u65e5\u5ba3\u5e03\uff0c\u5df2\u958b\u59cb\u5927\u91cf\u51fa\u8ca8\u7b26\u5408\u751f\u7522\u8cc7\u683c\uff0c\u5177\u5099 R-Tile \u5c0f\u6676\u7247\u7684 Agilex 7 FPGA \u88dd\u7f6e\uff0c\u70ba\u5ba2\u6236\u5e36\u4f86\u9996\u6b3e\u6574\u5408 PCIe 5.0 \u548c CXL \u529f\u80fd\u7684 FPGA\uff0c\u9019\u4e5f\u662f\u552f\u4e00\u4e00\u6b3e\u652f\u63f4\u9019\u4e9b\u4ecb\u9762\u7684\u786c\u6027\u667a\u8ca1\uff08IP\uff09FPGA\u3002<\/p>\n\n\n\n<p><\/p>\n\n\n\n<p><em>\u300c\u5ba2\u6236\u671f\u5f85\u4ee5\u5c16\u7aef\u6280\u8853\u63d0\u4f9b\u6240\u9700\u7684\u64f4\u5145\u6027\u548c\u5ba2\u88fd\u5316\u80fd\u529b\uff0c\u9019\u4e0d\u50c5\u53ef\u6709\u6548\u7ba1\u7406\u7576\u524d\u7684\u5de5\u4f5c\u8ca0\u8f09\uff0c\u66f4\u80fd\u5920\u4f9d\u64da\u9700\u6c42\u8b8a\u5316\u8abf\u6574\u529f\u80fd\u3002\u82f1\u7279\u723e\u7684<\/em><em>Agilex<\/em><em>\u70ba\u5275\u65b0\u589e\u6dfb\u53ef\u7a0b\u5f0f\u5316\u80fd\u529b\uff0c\u63d0\u4f9b\u5ba2\u6236\u6240\u9700\u7684\u901f\u5ea6\u3001\u529f\u8017\u548c\u529f\u80fd\uff0c\u540c\u6642\u70ba\u672a\u4f86\u63d0\u4f9b\u9748\u6d3b\u6027\u548c\u97cc\u6027\u3002\u8209\u4f8b\u4f86\u8aaa\uff0c\u5ba2\u6236\u900f\u904e\u6c72\u53d6<\/em><em>R-Tile<\/em><em>\u7684<\/em><em>PCIe 5.0<\/em><em>\u548c<\/em><em>CXL<\/em><em>\u512a\u52e2\uff0c\u52a0\u901f\u8edf\u9ad4\u548c\u8cc7\u6599\u5206\u6790\uff0c\u5c07\u6240\u9700\u8655\u7406\u6642\u9593\u5f9e\u6578\u5c0f\u6642\u7e2e\u6e1b\u81f3\u6578\u5206\u9418\u3002\u300d<\/em><em><\/em><\/p>\n\n\n\n<p><em>\uff0d<\/em><em>Shannon Poulin<\/em><em>\uff0c\u82f1\u7279\u723e\u516c\u53f8\u526f\u7e3d\u88c1\u66a8\u53ef\u7a0b\u5f0f\u5316\u89e3\u6c7a\u65b9\u6848\u4e8b\u696d\u90e8\u7e3d\u7d93\u7406<\/em><em><\/em><\/p>\n\n\n\n<p><\/p>\n\n\n\n<p>\u5305\u542b\u8cc7\u6599\u4e2d\u5fc3\u3001\u96fb\u4fe1\u548c\u91d1\u878d\u670d\u52d9\u7b49\u7522\u696d\u7d44\u7e54\uff0c\u5728\u9762\u5c0d\u6642\u9593\u3001\u9810\u7b97\u548c\u529f\u8017\u7b49\u9650\u5236\u60c5\u6cc1\u4e0b\uff0c\u5747\u5c07 FPGA \u8996\u70ba\u9748\u6d3b\u3001\u53ef\u7a0b\u5f0f\u5316\u548c\u9ad8\u6548\u7387\u7684\u89e3\u6c7a\u65b9\u6848\u3002\u4f7f\u7528\u5177\u5099 R-Tile \u7684 Agilex 7\uff0c\u5ba2\u6236\u53ef\u5c07\u4ed6\u5011\u7684 FPGA \u7121\u7e2b\u929c\u63a5\u81f3\u64c1\u6709\u6700\u9ad8\u983b\u5bec\u7684\u8655\u7406\u5668\u4ecb\u9762\uff0c\u4f8b\u5982\u7b2c 4 \u4ee3 Intel Xeon \u53ef\u64f4\u5145\u8655\u7406\u5668\uff0c\u85c9\u4ee5\u52a0\u901f\u76ee\u6a19\u8cc7\u6599\u4e2d\u5fc3\u548c\u9ad8\u6548\u80fd\u904b\u7b97\uff08HPC\uff09\u7b49\u5de5\u4f5c\u8ca0\u8f09\u3002Agilex 7 \u7684\u53ef\u7d44\u614b\u548c\u53ef\u64f4\u5c55\u67b6\u69cb\u8b93\u5ba2\u6236\u80fd\u5920\u6839\u64da\u7279\u5b9a\u9700\u6c42\uff0c\u5982\u786c\u9ad4\u822c\u8fc5\u901f\u5730\u5927\u898f\u6a21\u90e8\u7f72\u5ba2\u88fd\u5316\u6280\u8853\uff0c\u4ee5\u964d\u4f4e\u6574\u9ad4\u8a2d\u8a08\u6210\u672c\u548c\u958b\u767c\u6d41\u7a0b\u3001\u52a0\u5feb\u57f7\u884c\u901f\u5ea6\uff0c\u9054\u6210\u6700\u4f73\u7684\u8cc7\u6599\u4e2d\u5fc3\u6548\u80fd\u3002<\/p>\n\n\n\n<p>\u5177\u5099 R-Tile \u5c0f\u6676\u7247\u7684 Agilex 7 FPGA \u64c1\u6709\u9818\u5148\u7684\u6280\u8853\u529f\u80fd\uff0c\u8207\u5176\u5b83 FPGA \u7af6\u54c1\u76f8\u8f03\u4e4b\u4e0b\uff0cPCIe 5.0 \u983b\u5bec\u5feb 2 \u500d\u3001\u6bcf\u57e0 CXL \u983b\u5bec\u9ad8 4 \u500d\u3002\u6839\u64da Meta \u548c\u7f8e\u570b\u5bc6\u897f\u6839\u5927\u5b78\u6240\u767c\u8868\u7684<a href=\"https:\/\/arxiv.org\/abs\/2206.02878v1\" target=\"_blank\" rel=\"noopener\">\u767d\u76ae\u66f8<\/a>\uff0c\u5728\u7b2c 4 \u4ee3 Xeon \u4f3a\u670d\u5668\u5b89\u88dd\u914d\u5099 CXL \u8a18\u61b6\u9ad4\u7684 FPGA\uff0c\u4e26\u4e14\u4f7f\u7528\u901a\u900f\u5206\u9801\u914d\u7f6e\uff08Transparent Page Placement\u3001TPP\uff09\u7684\u9ad8\u6548\u7387\u5206\u9801\u914d\u7f6e\uff0c\u53ef\u4ee5\u5c07 Linux \u6548\u80fd\u63d0\u5347 18%\u3002\u6b64\u5916\uff0cUnifabriX \u5c55\u793a\u652f\u63f4 CXL \u7684 Smart Memory Node \u591a\u500b\u57fa\u6e96\u6e2c\u8a66\u6548\u80fd\uff0c\u5176\u4e2d\u4e00\u9805\u986f\u793a\u51fa HPC \u5de5\u4f5c\u8ca0\u8f09\u4e2d\uff0c\u5229\u7528 2 \u500d\u7684\u7b2c 4 \u4ee3 Xeon \u6838\u5fc3\u6578\u91cf\uff0cHPCG\uff08High-Performance Conjugate Gradient\uff09\u57fa\u6e96\u6e2c\u8a66\u5f97\u5206\u589e\u52a0 28\uff05\u3002<\/p>\n\n\n\n<p><\/p>\n\n\n\n<p><strong>\u66f4\u591a\u8cc7\u8a0a\uff1a<\/strong>\u6b32\u77ad\u89e3\u66f4\u591a\u7522\u54c1\u6216\u8cfc\u8cb7\u8cc7\u8a0a\uff0c\u8acb\u9020\u8a2a<a href=\"https:\/\/community.intel.com\/t5\/Blogs\/Products-and-Solutions\/FPGA\/Intel-Agilex-7-FPGAs-with-R-Tile-Deliver-Industry-Leading\/post\/1487528\" target=\"_blank\" rel=\"noreferrer noopener\">\u90e8\u843d\u683c<\/a>\u4ee5\u7372\u5f97\u66f4\u591a\u8a73\u7d30\u8cc7\u8a0a\u3002<\/p>\n\n\n\n<p><\/p>\n\n\n\n<h4 class=\"wp-block-heading has-text-align-right has-very-light-gray-to-cyan-bluish-gray-gradient-background has-background\"><br>\ud83d\udfe6ioioTIMES\u8981\u9001\u60a8\u6436\u5148\u9ad4\u9a57Cherry\u5168\u65b0\u7389\u8ef8\uff0c\u5feb\u4f86<a href=\"https:\/\/www.facebook.com\/ioioTIMES\/posts\/pfbid02gEYhmF5F82YqFrkvK256cRUmL2RkEpxKQTcgP8Ko33144AszFYQXiAiSPbe9dYoAl\" target=\"_blank\" rel=\"noreferrer noopener\">\u53c3\u52a0\u6d3b\u52d5<\/a>\uff01\uff01<br>\ud83d\udfe6<strong>\u73fe\u5728\u5c31\u52a0\u5165&nbsp;<a href=\"https:\/\/www.facebook.com\/profile.php?id=100086628162118\" target=\"_blank\" rel=\"noreferrer noopener\">ioioTIMES \u81c9\u66f8\u7c89\u7d72\u5718<\/a>&nbsp;\u66f4\u591a\u4e92\u52d5\u3001\u66f4\u591a\u597d\u5eb7\u650f\u62b5\u52a0!!<\/strong><br>\ud83d\udfe6<strong>\u6211\u5011\u6709<a href=\"https:\/\/today.line.me\/tw\/v2\/publisher\/103117\" target=\"_blank\" rel=\"noreferrer noopener nofollow\">LINE TODAY<\/a>\u983b\u9053\u4e86\uff0c\u5feb\u4f86\u8ffd\u8e2a\u6211\u5011\u5427!!&#8211;\u6700\u65b0\u79d1\u6280\u65b0\u805e \u76e1\u5728\u4f60\u624b<\/strong><\/h4>\n\n\n\n<p><\/p>\n","protected":false},"excerpt":{"rendered":"<p>\u82f1\u7279\u723e\u7121\u7e2b\u6574\u5408\u6700\u9ad8\u983b\u5bec\u7684\u8655\u7406\u5668\u4ecb\u9762\uff0c<\/p>\n","protected":false},"author":3,"featured_media":32404,"comment_status":"closed","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"rank_math_lock_modified_date":false,"footnotes":""},"categories":[13],"tags":[6050,580,6051,34,6049,126],"class_list":["post-32402","post","type-post","status-publish","format-standard","has-post-thumbnail","hentry","category-news","tag-agilex-7","tag-focus","tag-fpga","tag-intel","tag-r-tile","tag-126"],"_links":{"self":[{"href":"https:\/\/www.ioiotimes.com\/index.php?rest_route=\/wp\/v2\/posts\/32402"}],"collection":[{"href":"https:\/\/www.ioiotimes.com\/index.php?rest_route=\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/www.ioiotimes.com\/index.php?rest_route=\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/www.ioiotimes.com\/index.php?rest_route=\/wp\/v2\/users\/3"}],"replies":[{"embeddable":true,"href":"https:\/\/www.ioiotimes.com\/index.php?rest_route=%2Fwp%2Fv2%2Fcomments&post=32402"}],"version-history":[{"count":3,"href":"https:\/\/www.ioiotimes.com\/index.php?rest_route=\/wp\/v2\/posts\/32402\/revisions"}],"predecessor-version":[{"id":32408,"href":"https:\/\/www.ioiotimes.com\/index.php?rest_route=\/wp\/v2\/posts\/32402\/revisions\/32408"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/www.ioiotimes.com\/index.php?rest_route=\/wp\/v2\/media\/32404"}],"wp:attachment":[{"href":"https:\/\/www.ioiotimes.com\/index.php?rest_route=%2Fwp%2Fv2%2Fmedia&parent=32402"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/www.ioiotimes.com\/index.php?rest_route=%2Fwp%2Fv2%2Fcategories&post=32402"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/www.ioiotimes.com\/index.php?rest_route=%2Fwp%2Fv2%2Ftags&post=32402"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}