{"id":137074,"date":"2026-02-04T18:37:00","date_gmt":"2026-02-04T10:37:00","guid":{"rendered":"https:\/\/www.ioiotimes.com\/?p=137074"},"modified":"2026-02-05T07:37:59","modified_gmt":"2026-02-04T23:37:59","slug":"amd%e6%8e%a8%e5%87%ba%e7%ac%ac2%e4%bb%a3kintex-ultrascale%e4%b8%ad%e9%9a%8efpga%ef%bc%8c%e7%82%ba%e6%99%ba%e6%85%a7%e5%9e%8b%e9%ab%98%e6%95%88%e8%83%bd%e7%b3%bb%e7%b5%b1%e6%8c%b9%e6%b3%a8%e5%8b%95","status":"publish","type":"post","link":"https:\/\/www.ioiotimes.com\/?p=137074","title":{"rendered":"AMD\u63a8\u51fa\u7b2c2\u4ee3Kintex UltraScale+\u4e2d\u968eFPGA\uff0c\u70ba\u667a\u6167\u578b\u9ad8\u6548\u80fd\u7cfb\u7d71\u6339\u6ce8\u52d5\u80fd"},"content":{"rendered":"\n

AMD \u4eca\u65e5\u63a8\u51fa\u7b2c2\u4ee3AMD Kintex\u2122 UltraScale+\u2122 FPGA\u7cfb\u5217<\/a>\uff0c\u5c0d\u65bc\u4ef0\u8cf4\u4e2d\u968e FPGA \u70ba\u6548\u80fd\u95dc\u9375\u578b\u7cfb\u7d71\u63d0\u4f9b\u652f\u63f4\u7684\u8a2d\u8a08\u4eba\u54e1\u800c\u8a00\uff0c\u6b64\u70ba\u4e00\u9805\u91cd\u5927\u9032\u6b65\u3002<\/p>\n\n\n\n

\u5168\u65b0\u7cfb\u5217\u5efa\u69cb\u65bc Kintex FPGA \u7522\u54c1\u7d44\u5408\u7684\u6210\u529f\u57fa\u790e\u4e4b\u4e0a\uff0c\u5c0d\u8a18\u61b6\u9ad4\u3001I\/O \u8207\u5b89\u5168\u6027\u9032\u884c\u73fe\u4ee3\u5316\u5347\u7d1a\uff0c\u4ee5\u6eff\u8db3\u5f71\u50cf\u8655\u7406\u3001\u6e2c\u8a66\u8207\u6e2c\u91cf\u3001\u5de5\u696d\u81ea\u52d5\u5316\u4ee5\u53ca\u5c08\u696d 4K\/8K \u5a92\u9ad4\u5de5\u4f5c\u6d41\u7a0b\u4e0d\u65b7\u589e\u9577\u7684\u9700\u6c42\u3002<\/p>\n\n\n\n

\"\"
\u25b2AMD\u63a8\u51fa\u7b2c2\u4ee3AMD Kintex UltraScale+ FPGA\u7cfb\u5217<\/figcaption><\/figure>\n\n\n\n

<\/p>\n\n\n\n

\u5c08\u70ba\u8981\u6c42\u56b4\u82db\u7684\u8cc7\u6599\u5bc6\u96c6\u578b\u5de5\u4f5c\u8ca0\u8f09\u6240\u6253\u9020<\/strong><\/strong><\/h3>\n\n\n\n

\u7b2c 2 \u4ee3 AMD Kintex UltraScale+ FPGA \u65e8\u5728\u6eff\u8db3\u5ee3\u64ad\u3001\u6e2c\u8a66\u3001\u5de5\u696d\u8207\u91ab\u7642\u5e02\u5834\u4e2d\u65e5\u76ca\u8907\u96dc\u7684\u7cfb\u7d71\u8981\u6c42\u3002<\/p>\n\n\n\n

\u3000\u25cf\u00a0\u00a0\u00a0\u5bc6\u96c6\u578b4K\/8K\u5a92\u9ad4\u5de5\u4f5c\u6d41\u7a0b\uff1a<\/strong>\u9ad8\u901f\u6536\u767c\u5668\u8207 PCIe\u00ae Gen4 \u80fd\u70ba\u5c08\u696d\u5ee3\u64ad\u8207\u9060\u7aef\u88fd\u4f5c\u63d0\u4f9b\u5c0d 4K AV-over-IP\u3001\u591a\u4e32\u6d41\u64f7\u53d6\u4ee5\u53ca\u756b\u9762\u7cbe\u78ba\u50b3\u8f38\u7684\u652f\u63f4\u3002
\u3000\u25cf\u00a0\u00a0\u00a0\u9ad8\u541e\u5410\u91cf\u6e2c\u8a66\u8207\u6e2c\u91cf\uff1a<\/strong>\u66f4\u9ad8\u7684\u8a18\u61b6\u9ad4\u983b\u5bec\u6709\u52a9\u65bc\u52a0\u901f\u534a\u5c0e\u9ad4\u6e2c\u8a66\u8207\u6aa2\u6e2c\u7cfb\u7d71\u4e2d\u7684\u5716\u6a23\u751f\u6210\u3001\u6545\u969c\u64f7\u53d6\u548c\u5c0d\u6642\u9593\u7cbe\u5ea6\u8981\u6c42\u6975\u9ad8\u7684\u5de5\u4f5c\u8ca0\u8f09\u3002
\u3000\u25cf\u00a0\u00a0\u00a0\u5148\u9032\u5f71\u50cf\u8655\u7406\u8207\u5373\u6642\u63a7\u5236\uff1a<\/strong>\u5728\u6a5f\u5668\u8996\u89ba\u3001\u5de5\u696d\u81ea\u52d5\u5316\u3001\u91ab\u7642\u5f71\u50cf\u4ee5\u53ca\u6a5f\u5668\u4eba\u7cfb\u7d71\u4e2d\uff0c\u53ef\u64f4\u5c55\u7684\u611f\u6e2c\u5668\u9023\u63a5\u6027\u53ef\u63d0\u9ad8\u8a3a\u65b7\u6e05\u6670\u5ea6\u8207\u56de\u61c9\u901f\u5ea6\u3002
\u3000\u25cf\u00a0\u00a0\u00a0\u63a1\u7528Spartan UltraScale+ FPGA\u7684\u9077\u79fb\u8def\u5f91\uff1a<\/strong>\u5373\u523b\u958b\u59cb\u63a1\u7528 SBVF900 \u5c01\u88dd\u7684 XCSU200P\uff0c\u96a8\u5f8c\u5728 2026 \u5e74\u7b2c 4 \u5b63\u5ea6\u9077\u79fb\u81f3\u7b2c 2 \u4ee3 Kintex UltraScale+ FPGA\u3002<\/p>\n\n\n\n

\u6574\u5408\u5f0f LPDDR4X\/5\/5X \u63a7\u5236\u5668\u5177\u5099\u9ad8 DDR \u983b\u5bec\u548c\u78ba\u5b9a\u6027\u6548\u80fd\uff0c\u4f7f\u8a2d\u8a08\u4eba\u54e1\u5efa\u69cb\u7684\u7cfb\u7d71\u80fd\u5920\u7dca\u96a8\u4e0d\u65b7\u589e\u9577\u7684\u8cc7\u6599\u50b3\u8f38\u901f\u7387\u6b65\u4f10\uff0c\u540c\u6642\u4fdd\u6301\u5c0d\u5ef6\u9072\u548c\u529f\u8017\u6548\u7387\u7684\u56b4\u683c\u63a7\u5236\u3002<\/p>\n\n\n\n

<\/p>\n\n\n\n

\u6a39\u7acb\u4e2d\u968e\u6548\u80fd\u7684\u5168\u65b0\u6a19\u6e96<\/strong><\/strong><\/h3>\n\n\n\n

\u7b2c 2 \u4ee3 Kintex UltraScale+ \u5143\u4ef6\u80fd\u63d0\u4f9b\u8f03\u524d\u4e00\u4ee3\u7522\u54c1\u9ad8\u9054 5 \u500d\u7684\u8a18\u61b6\u9ad4\u983b\u5bec\u8a3b1<\/sup>\u548c\u6bcf\u500b PCIe \u4ecb\u9762\u591a\u9054 2 \u500d\u7684\u901a\u9053\u5bc6\u5ea6\u8a3b2<\/sup>\uff0c\u5f9e\u800c\u64f4\u5927 AMD \u5728\u4e2d\u968e FPGA \u9818\u57df\u7684\u9818\u5148\u5730\u4f4d\u3002\u9019\u4e9b\u63d0\u5347\u53ef\u76f4\u63a5\u8f49\u5316\u70ba\u66f4\u9ad8\u7684\u541e\u5410\u91cf\u3001\u66f4\u4f4e\u7684\u5ef6\u9072\u548c\u66f4\u654f\u6377\u7684\u7cfb\u7d71\u56de\u61c9\uff0c\u800c\u7121\u9700\u8feb\u4f7f\u8a2d\u8a08\u4eba\u54e1\u8f49\u5411\u6210\u672c\u66f4\u9ad8\u7684\u5143\u4ef6\u7b49\u7d1a\u3002<\/p>\n\n\n\n

\u7b2c 2 \u4ee3 Kintex UltraScale+ FPGA \u5be6\u73fe\u4e86\u4e2d\u968e FPGA \u529f\u80fd\u7684\u73fe\u4ee3\u5316\uff0c\u4ee5\u61c9\u5c0d\u95dc\u9375\u5e02\u5834\u65e5\u8da8\u589e\u9577\u7684\u983b\u5bec\u3001\u6642\u9593\u7cbe\u5ea6\u8207\u9023\u63a5\u6027\u9700\u6c42\u3002\u8207\u7af6\u722d\u5e73\u53f0\u76f8\u6bd4\uff0c\u8a72\u7cfb\u5217\u53ef\u63d0\u4f9b\u6700\u9ad8\u9054 80% \u7684\u5d4c\u5165\u5f0f RAM \u63d0\u5347\u8a3b3<\/sup>\u548c 2 \u500d\u7684 DSP \u5bc6\u5ea6\u8a3b4<\/sup>\uff0c\u4ee5\u53ca\u986f\u8457\u66f4\u9ad8\u7684 LPDDR \u8a18\u61b6\u9ad4\u983b\u5bec\u8a3b5<\/sup>\uff0c\u540c\u6642\u7dad\u6301\u5c0d\u95dc\u9375\u3001\u53d7\u76e3\u7ba1\u53ca\u9577\u751f\u547d\u9031\u671f\u7cfb\u7d71\u6240\u9700\u7684\u5b89\u5168\u6027\u548c\u751f\u547d\u9031\u671f\u652f\u63f4\u3002<\/p>\n\n\n\n

\u6191\u85c9\u53ef\u64f4\u5c55\u7684\u9ad8\u901f I\/O\u3001\u73fe\u4ee3\u5316\u8a18\u61b6\u9ad4\u5b50\u7cfb\u7d71\u548c\u78ba\u5b9a\u6027\u7684\u67b6\u69cb\u884c\u70ba\uff0c\u7b2c 2 \u4ee3 Kintex UltraScale+ FPGA \u53ef\u5be6\u73fe\u66f4\u5feb\u7684\u88dd\u7f6e\u7aef\u8655\u7406\u548c\u9748\u6d3b\u61c9\u8b8a\u7684\u8655\u7406\u6d41\u7a0b\uff0c\u5728\u5373\u6642\u56de\u61c9\u7684\u540c\u6642\u9084\u53ef\u64f4\u5c55\uff0c\u4ee5\u6eff\u8db3\u672a\u4f86\u7684\u541e\u5410\u91cf\u9700\u6c42\u3002<\/p>\n\n\n\n

<\/p>\n\n\n\n

\u589e\u5f37\u7684\u5b89\u5168\u6027\u8207\u4f7f\u7528\u58fd\u547d<\/strong><\/strong><\/h3>\n\n\n\n

\u5728\u8a31\u591a\u57fa\u65bc Kintex \u7cfb\u7d71\u904b\u884c\u7684\u74b0\u5883\u4e2d\uff0c\u9577\u7522\u54c1\u751f\u547d\u9031\u671f\u3001\u8a8d\u8b49\u7a69\u5b9a\u6027\u8207\u53ef\u4fe1\u8cf4\u904b\u884c\u90fd\u662f\u81f3\u95dc\u91cd\u8981\u7684\u8981\u6c42\u3002\u7b2c 2 \u4ee3 Kintex UltraScale+ FPGA \u5c07\u5148\u9032\u7684\u5b89\u5168\u529f\u80fd\u76f4\u63a5\u6574\u5408\u5230\u5143\u4ef6\u4e2d\uff0c\u5f9e\u800c\u978f\u56fa\u4e86 AMD \u5c0d\u9019\u4e9b\u5e02\u5834\u7684\u9577\u671f\u627f\u8afe\u3002<\/p>\n\n\n\n

\u8a2d\u5099\u904b\u884c\u8a8d\u8b49\u3001\u4f4d\u5143\u6d41\u52a0\u5bc6\u3001\u9632\u8907\u88fd\u4fdd\u8b77\u3001\u5b89\u5168\u91d1\u9470\u7ba1\u7406\u548c CNSA 2.0 \u7b49\u7d1a\u52a0\u5bc6\u7b49\u529f\u80fd\uff0c\u6709\u52a9\u65bc\u4fdd\u969c\u667a\u6167\u8ca1\u7522\u6b0a\u4e26\u4fdd\u8b77\u5728\u5206\u6563\u5f0f\u3001\u4e92\u9023\u548c\u53d7\u76e3\u7ba1\u74b0\u5883\u4e2d\u904b\u884c\u7684\u7cfb\u7d71\u3002<\/p>\n\n\n\n

\u9664\u4e86\u5b89\u5168\u6027\uff0c\u7b2c 2 \u4ee3 Kintex UltraScale+ FPGA \u5c08\u70ba\u9577\u4e45\u58fd\u547d\u800c\u6253\u9020\u3002\u6191\u85c9\u81f3\u5c11\u81f3 2045\u00a0\u5e74\u7684\u8a08\u756b\u4f9b\u8ca8\u671f\uff0c\u8a72\u7cfb\u5217\u53ef\u63d0\u4f9b\u5de5\u696d\u3001\u91ab\u7642\u3001\u5ee3\u64ad\u4ee5\u53ca\u6e2c\u8a66\u8a2d\u5099\u88fd\u9020\u5546\u8cf4\u4ee5\u652f\u63f4\u9577\u9054\u6578\u5341\u5e74\u90e8\u7f72\u7684\u4f9b\u8ca8\u4fdd\u8b49\uff0c\u540c\u6642\u6709\u52a9\u65bc\u6700\u5927\u7a0b\u5ea6\u5730\u7e2e\u77ed\u91cd\u65b0\u8a2d\u8a08\u9031\u671f\uff0c\u4e26\u9577\u671f\u4fdd\u6301\u76e3\u7ba1\u8a8d\u8b49\u3002<\/p>\n\n\n\n

\u540c\u6a23\u91cd\u8981\u7684\u9084\u6709\u958b\u767c\u9023\u7e8c\u6027\u3002\u7b2c 2 \u4ee3\u00a0Kintex UltraScale+ \u5143\u4ef6\u5efa\u57fa\u65bc\u7d93\u904e\u9a57\u8b49\u7684\u00a0AMD Vivado\u2122\u00a0\u548c\u00a0Vitis\u2122\u00a0\u5de5\u5177\u4ee5\u53ca\u6210\u719f\u7684\u00a0AMD \u8996\u8a0a\u3001\u4e59\u592a\u7db2\u8def\u548c\u9023\u63a5\u00a0IP\u00a0\u7522\u54c1\u7d44\u5408\uff0c\u63d0\u4f9b\u4e86\u7a69\u5b9a\u3001\u53ef\u9810\u6e2c\u7684\u958b\u767c\u8def\u5f91\u3002<\/p>\n\n\n\n

<\/p>\n\n\n\n

\u4f9b\u8ca8\u60c5\u6cc1\u8207\u5165\u9580\u6307\u5357<\/strong><\/strong><\/h3>\n\n\n\n

\u5c0d Vivado \u548c Vitis \u5de5\u5177\u7684\u6a21\u64ec\u652f\u63f4\u8a08\u756b\u65bc 2026 \u5e74\u7b2c 3 \u5b63\u63a8\u51fa\uff0c\u8b93\u958b\u767c\u5718\u968a\u80fd\u5920\u512a\u5148\u9ad4\u9a57\uff0c\u958b\u5c55\u67b6\u69cb\u63a2\u7d22\u8207\u8a2d\u8a08\u5de5\u4f5c\u3002<\/p>\n\n\n\n

XC2KU050P FPGA \u7684\u9810\u91cf\u7522\u6676\u7247\u5c07\u65bc 2026 \u5e74\u7b2c 4 \u5b63\u958b\u59cb\u9001\u6a23\uff0c\u4ee5\u958b\u5c55\u65e9\u671f\u786c\u9ad4\u9a57\u8b49\u548c\u6548\u80fd\u7279\u6027\u5206\u6790\uff0c\u91cf\u7522\u9810\u8a08\u65bc\u00a02027\u00a0\u5e74\u4e0a\u534a\u5e74\u555f\u52d5\u3002\u57fa\u65bc XC2KU050P FPGA \u7684\u7b2c 2 \u4ee3 Kintex UltraScale+ \u8a55\u4f30\u5957\u4ef6\u5c07\u65bc 2026 \u5e74\u7b2c 4 \u5b63\u5ea6\u958b\u59cb\u9001\u6a23\u3002<\/p>\n\n\n\n

\u57fa\u65bc\u652f\u63f4\u9077\u79fb\u7684 XCSU200P \u5143\u4ef6\u7684\u73fe\u6709 Spartan UltraScale+ SCU200 \u8a55\u4f30\u5957\u4ef6\u73fe\u5df2\u4f9b\u8ca8\uff0c\u9069\u5408\u5e0c\u671b\u7387\u5148\u4e0a\u624b PCIe Gen4\u3001\u786c\u9ad4\u8a18\u61b6\u9ad4\u63a7\u5236\u5668\u548c\u9ad8\u968e\u5b89\u5168\u529f\u80fd\u7684\u8a2d\u8a08\u4eba\u54e1\u3002<\/p>\n\n\n\n

AMD \u65bc 2 \u6708 3 \u65e5\u81f3 7 \u65e5\u5728\u6b50\u6d32\u6574\u5408\u7cfb\u7d71\u5c55\uff08Integrated Systems Europe 2026\uff09\u671f\u9593\u4eae\u76f8\uff0c\u5c55\u4f4d\u4f4d\u7f6e\u70ba4\u865f\u5c55\u5ef3 Q700 \u5c55\u4f4d\u3002\u6b61\u8fce\u849e\u81e8 AMD \u5c55\u4f4d\uff0c\u6216\u806f\u7e6b\u60a8\u7684 AMD \u92b7\u552e\u4ee3\u8868\uff0c\u77ad\u89e3\u66f4\u591a\u7b2c 2 \u4ee3 Kintex UltraScale+ FPGA \u7684\u76f8\u95dc\u8cc7\u8a0a\u3002<\/p>\n\n\n\n

<\/p>\n\n\n\n

\u3000\u3000\u3000<\/p>\n\n\n\n

\u8a3b1\uff1a\u57fa\u65bc\u00a0AMD\u00a0\u622a\u81f3\u00a02025\u5e7412\u6708\u7684\u9810\u6e2c\uff0c\u4f30\u7b97\u7b2c2\u4ee3\u00a0AMD Kintex UltraScale+ XC2KU040P\u00a0\u548c\u00a0XC2KU050P FPGA\uff08\u5169\u8005\u5747\u9810\u8a08\u64c1\u67096\u500b32\u00a0\u4f4d\u5143\u786c\u00a0LPDDR\u00a0\u8a18\u61b6\u9ad4\u63a7\u5236\u5668\u00a0@ 4,266 Mb\/s\uff09\u7684\u9810\u671f\u00a0Gb\/s\u00a0\u8207\u4e0a\u4e00\u4ee3\u00a0Kintex UltraScale+ FPGA\uff08\u64c1\u67091\u500b64\u00a0\u4f4d\u5143DDR4\u8edf\u8a18\u61b6\u9ad4\u63a7\u5236\u5668@2666 Mb\/s\uff09\u63d0\u4f9b\u7684\u00a0Gb\/s\u00a0\u7684\u5c0d\u6bd4\u3002\u7d50\u679c\u70baAMD\u5de5\u7a0b\u9810\u6e2c\uff0c\u53ef\u80fd\u6703\u5728AMD\u7522\u54c1\u767c\u5e03\u5f8c\u800c\u6709\u6240\u4e0d\u540c\u3002KUS-001
\u8a3b2\uff1a\u57fa\u65bc\u00a0AMD\u00a0\u622a\u81f3\u00a02025\u5e7412\u6708\u7684\u5de5\u7a0b\u9810\u6e2c\uff0c\u4f30\u7b97\u7b2c2\u4ee3\u00a0AMD Kintex UltraScale+ FPGA\u00a0\u5728\u55ae\u500b\u00a0PCIe Gen4x8 (128 Gb\/s)\u00a0\u4ecb\u9762\u548c\u55ae\u500b\u00a0100 GbE\uff08\u786c\uff09\u4e59\u592a\u7db2\u4ecb\u9762\u4e0a\u6bcf\u5f35\u5361\u9810\u671f\u7684\u8996\u8a0a\u9023\u63a5\u57e0\u6578\u91cf\u8207\u00a0Altera Agilex A5EC065A FPGA\u00a0\u5728\u55ae\u500b\u00a0PCIe Gen4x4 (64 Gb\/s)\u00a0\u548c\u55ae\u500b\u00a025 GbE\u00a0\u4e59\u592a\u7db2\u4ecb\u9762\u4e0a\u6bcf\u5f35\u5361\u9810\u671f\u7684\u8996\u8a0a\u9023\u63a5\u57e0\u6578\u91cf\u5c0d\u6bd4\u3002\u7d50\u679c\u70ba\u00a0AMD\u00a0\u5de5\u7a0b\u9810\u6e2c\uff0c\u53ef\u80fd\u6703\u5728\u7b2c2\u4ee3\u00a0AMD Kintex UltraScale+\u00a0\u7522\u54c1\u767c\u4f48\u5f8c\u800c\u6709\u6240\u4e0d\u540c\u3002KUS-002
\u8a3b3\uff1a\u57fa\u65bc\u00a0AMD\u00a0\u5c0d\u7b2c2\u4ee3\u00a0AMD Kintex UltraScale+ XC2KU050P FPGA\u00a0\u8207\u00a0Altera Agilex A5EC052A FPGA\u00a0\u7684\u516c\u958b\u898f\u7bc4\u9032\u884c\u5c0d\u6bd4\u7684\u5de5\u7a0b\u9810\u6e2c\u3002\u7d50\u679c\u53ef\u80fd\u6703\u5728\u00a0AMD\u00a0\u7522\u54c1\u767c\u5e03\u5f8c\u800c\u6709\u6240\u4e0d\u540c\u3002KUS-010
\u8a3b4\uff1a\u57fa\u65bc\u00a0AMD\u00a0\u5c0d\u7b2c2\u4ee3\u00a0AMD Kintex UltraScale+ XC2KU050P FPGA\u00a0\u8207\u00a0Altera Agilex A5EC052A FPGA\u00a0\u7684\u516c\u958b\u898f\u7bc4\u9032\u884c\u5c0d\u6bd4\u7684\u5de5\u7a0b\u9810\u6e2c\u3002\u7d50\u679c\u53ef\u80fd\u6703\u5728\u00a0AMD\u00a0\u7522\u54c1\u767c\u5e03\u5f8c\u800c\u6709\u6240\u4e0d\u540c\u3002KUS-009
\u8a3b5\uff1a\u57fa\u65bcAMD\u5c0d\u7b2c2\u4ee3AMD Kintex UltraScale+ XC2KU050P FPGA\u8207Altera Agilex A5EC052A FPGA\u7684\u516c\u958b\u898f\u7bc4\u9032\u884c\u5c0d\u6bd4\u7684\u5de5\u7a0b\u9810\u6e2c\u3002\u7d50\u679c\u53ef\u80fd\u6703\u5728AMD\u7522\u54c1\u767c\u5e03\u5f8c\u800c\u6709\u6240\u4e0d\u540c\u3002KUS-011<\/sub><\/p>\n\n\n\n

<\/p>\n\n\n\n

\u3000\u3000\u3000\u3000<\/p>\n\n\n\n

\ud83d\udfe6\u73fe\u5728\u5c31\u52a0\u5165 ioioTIMES \u81c9\u66f8\u7c89\u7d72\u5718 \u66f4\u591a\u4e92\u52d5\u3001\u66f4\u591a\u597d\u5eb7\u650f\u62b5\u52a0!!
\ud83d\udfe6\u6211\u5011\u6709LINE TODAY<\/a>\u983b\u9053\u4e86\uff0c\u5feb\u4f86\u8ffd\u8e2a\u6211\u5011\u5427!!–\u6700\u65b0\u79d1\u6280\u65b0\u805e \u76e1\u5728\u4f60<\/strong>\u624b<\/h4>\n","protected":false},"excerpt":{"rendered":"

AMD \u4eca\u65e5\u63a8\u51fa\u7b2c2\u4ee3AMD Kin<\/p>\n","protected":false},"author":3,"featured_media":137085,"comment_status":"closed","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"rank_math_lock_modified_date":false,"footnotes":""},"categories":[13],"tags":[181,580,6051,17033,7046],"class_list":["post-137074","post","type-post","status-publish","format-standard","has-post-thumbnail","hentry","category-news","tag-amd","tag-focus","tag-fpga","tag-kintex-ultrascale","tag-7046"],"_links":{"self":[{"href":"https:\/\/www.ioiotimes.com\/index.php?rest_route=\/wp\/v2\/posts\/137074"}],"collection":[{"href":"https:\/\/www.ioiotimes.com\/index.php?rest_route=\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/www.ioiotimes.com\/index.php?rest_route=\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/www.ioiotimes.com\/index.php?rest_route=\/wp\/v2\/users\/3"}],"replies":[{"embeddable":true,"href":"https:\/\/www.ioiotimes.com\/index.php?rest_route=%2Fwp%2Fv2%2Fcomments&post=137074"}],"version-history":[{"count":3,"href":"https:\/\/www.ioiotimes.com\/index.php?rest_route=\/wp\/v2\/posts\/137074\/revisions"}],"predecessor-version":[{"id":137087,"href":"https:\/\/www.ioiotimes.com\/index.php?rest_route=\/wp\/v2\/posts\/137074\/revisions\/137087"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/www.ioiotimes.com\/index.php?rest_route=\/wp\/v2\/media\/137085"}],"wp:attachment":[{"href":"https:\/\/www.ioiotimes.com\/index.php?rest_route=%2Fwp%2Fv2%2Fmedia&parent=137074"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/www.ioiotimes.com\/index.php?rest_route=%2Fwp%2Fv2%2Fcategories&post=137074"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/www.ioiotimes.com\/index.php?rest_route=%2Fwp%2Fv2%2Ftags&post=137074"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}